mirror of
https://github.com/torvalds/linux.git
synced 2026-06-02 19:43:40 +02:00
scsi: ufs: exynos: Set ACG to be controlled by UFS_ACG_DISABLE
HCI_IOP_ACG_DISABLE is an undocumented register in the TRM but the downstream driver sets this register so we follow suit here. The register is already 0 presumed to be set by the bootloader as the comment downstream implies the reset state is 1. So whilst this is a nop currently, it should protect us in case the bootloader behaviour ever changes. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Link: https://lore.kernel.org/r/20241031150033.3440894-12-peter.griffin@linaro.org Reviewed-by: Tudor Ambarus <tudor.ambarus@linaro.org> Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
This commit is contained in:
parent
ef8bfb00e9
commit
36adb55631
|
|
@ -76,6 +76,10 @@
|
|||
#define CLK_CTRL_EN_MASK (REFCLK_CTRL_EN |\
|
||||
UNIPRO_PCLK_CTRL_EN |\
|
||||
UNIPRO_MCLK_CTRL_EN)
|
||||
|
||||
#define HCI_IOP_ACG_DISABLE 0x100
|
||||
#define HCI_IOP_ACG_DISABLE_EN BIT(0)
|
||||
|
||||
/* Device fatal error */
|
||||
#define DFES_ERR_EN BIT(31)
|
||||
#define DFES_DEF_L2_ERRS (UIC_DATA_LINK_LAYER_ERROR_RX_BUF_OF |\
|
||||
|
|
@ -215,10 +219,15 @@ static int exynos_ufs_shareability(struct exynos_ufs *ufs)
|
|||
static int gs101_ufs_drv_init(struct exynos_ufs *ufs)
|
||||
{
|
||||
struct ufs_hba *hba = ufs->hba;
|
||||
u32 reg;
|
||||
|
||||
/* Enable WriteBooster */
|
||||
hba->caps |= UFSHCD_CAP_WB_EN;
|
||||
|
||||
/* set ACG to be controlled by UFS_ACG_DISABLE */
|
||||
reg = hci_readl(ufs, HCI_IOP_ACG_DISABLE);
|
||||
hci_writel(ufs, reg & (~HCI_IOP_ACG_DISABLE_EN), HCI_IOP_ACG_DISABLE);
|
||||
|
||||
return exynos_ufs_shareability(ufs);
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user