mirror of
https://github.com/torvalds/linux.git
synced 2026-05-31 02:24:24 +02:00
net: stmmac: Fix CSR divider comment
The comment in declaration of STMMAC_CSR_250_300M incorrectly describes the constant as '/* MDC = clk_scr_i/122 */' but the DWC Ether QOS Handbook version 5.20a says it is CSR clock/124. Signed-off-by: Jan Petrous (OSS) <jan.petrous@oss.nxp.com> Reviewed-by: Jacob Keller <jacob.e.keller@intel.com> Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk> Link: https://patch.msgid.link/20241205-upstream_s32cc_gmac-v8-1-ec1d180df815@oss.nxp.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
parent
32fd46f5b6
commit
31cdd84182
|
|
@ -33,7 +33,7 @@
|
|||
#define STMMAC_CSR_20_35M 0x2 /* MDC = clk_scr_i/16 */
|
||||
#define STMMAC_CSR_35_60M 0x3 /* MDC = clk_scr_i/26 */
|
||||
#define STMMAC_CSR_150_250M 0x4 /* MDC = clk_scr_i/102 */
|
||||
#define STMMAC_CSR_250_300M 0x5 /* MDC = clk_scr_i/122 */
|
||||
#define STMMAC_CSR_250_300M 0x5 /* MDC = clk_scr_i/124 */
|
||||
|
||||
/* MTL algorithms identifiers */
|
||||
#define MTL_TX_ALGORITHM_WRR 0x0
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user