mirror of
https://github.com/torvalds/linux.git
synced 2026-05-27 08:33:17 +02:00
arm64: dts: st: Enable PCIe on the stm32mp257f-ev1 board
Add PCIe RC and EP support on stm32mp257f-ev1 board. Default to RC mode. Signed-off-by: Christian Bruel <christian.bruel@foss.st.com> Link: https://lore.kernel.org/r/20250820075411.1178729-12-christian.bruel@foss.st.com Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
This commit is contained in:
parent
73d536ae1a
commit
30793e0108
|
|
@ -230,6 +230,27 @@ timer {
|
|||
};
|
||||
};
|
||||
|
||||
&pcie_ep {
|
||||
pinctrl-names = "default", "init";
|
||||
pinctrl-0 = <&pcie_pins_a>;
|
||||
pinctrl-1 = <&pcie_init_pins_a>;
|
||||
reset-gpios = <&gpioj 8 GPIO_ACTIVE_LOW>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie_rc {
|
||||
pinctrl-names = "default", "init", "sleep";
|
||||
pinctrl-0 = <&pcie_pins_a>;
|
||||
pinctrl-1 = <&pcie_init_pins_a>;
|
||||
pinctrl-2 = <&pcie_sleep_pins_a>;
|
||||
status = "okay";
|
||||
|
||||
pcie@0,0 {
|
||||
reset-gpios = <&gpioj 8 GPIO_ACTIVE_LOW>;
|
||||
wake-gpios = <&gpioh 5 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
|
||||
};
|
||||
};
|
||||
|
||||
&rtc {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user