mirror of
https://github.com/torvalds/linux.git
synced 2026-09-28 12:02:03 +02:00
clk: spacemit: k3: Fix PCIe clock register offset
The offset of PCIe Clock CTRL register for port B and C controller was
wrongly swapped, correct it here.
Fixes: 091d19cc24 ("clk: spacemit: k3: extract common header")
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://patch.msgid.link/20260511-06-pci-clk-fix-v2-2-c9a5e563bab3@kernel.org
Signed-off-by: Yixun Lan <dlan@kernel.org>
This commit is contained in:
parent
d8a4cef90b
commit
2f20c859a8
|
|
@ -168,8 +168,8 @@
|
|||
#define APMU_CPU_C2_CLK_CTRL 0x394
|
||||
#define APMU_CPU_C3_CLK_CTRL 0x208
|
||||
#define APMU_PCIE_CLK_RES_CTRL_A 0x1f0
|
||||
#define APMU_PCIE_CLK_RES_CTRL_B 0x1c8
|
||||
#define APMU_PCIE_CLK_RES_CTRL_C 0x1d0
|
||||
#define APMU_PCIE_CLK_RES_CTRL_B 0x1d0
|
||||
#define APMU_PCIE_CLK_RES_CTRL_C 0x1c8
|
||||
#define APMU_PCIE_CLK_RES_CTRL_D 0x1e0
|
||||
#define APMU_PCIE_CLK_RES_CTRL_E 0x1e8
|
||||
#define APMU_EMAC0_CLK_RES_CTRL 0x3e4
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user