ARM64: DT: HiSilicon ARM64 DT updates for v6.15

- Add property to the ETM nodes for fixing CPU idle states
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCgAzFiEEQeMYD8qOQTc1R/snC8hXbtmJZlwFAmfZYLgVHHh1d2VpNUBo
 aXNpbGljb24uY29tAAoJEAvIV27ZiWZc6MwQAKl4hxLAh79P1XyBOyufHvLlsk2A
 0hOT+TMdEV5hgsAbLcXJ8/940/yNFesPWFGEEJq1IhSgypHPW40B6XKa90yHXW+M
 ZUTmReAyQzzSZBSXQoosBR4YIr/D8Smc8YcIgoPCZjFsK3JQTdsLVZ9TIFJuIrWy
 mXdozNO3+252vr21WUKP+81ulLSgfENJ+7niV2L3uGdovgcjoz4ThLeYcrDpXgWC
 0jvfE3WzPm7C3/GQIZGlJqh7h7nQBcbkUjvtjru79nH92mZeBVoks8ZkSaWBGtqc
 nIoPcDlPmO3h/gsFM6nN8wYvfW8spPG1yQ2mzCZ7wsC6f/YLigGb9UHetc6AhxbN
 dc+QUde72880CBxA4JYJe5GKW7+GmJ2Yxiw0pAOozU9rQbKXd+UEJg+nWRZpiGjE
 QySveJDf4fUMsYFYt6+aIsFl51v6w5P0qLWq4PReM0qrFDzEgVmdZm+0wpW8SfHN
 0CYe2jUD52lXQr+k6oRLtbpBIzd62trWhDnrJaQYDXB4Oa8419LegIqj5RaoIb4h
 8T6pgKxXAzfv7j99EffYl3VS1FmFC1LsPVWaoRWZ3m0xeU4NS2Ps3iZMScca5/lD
 HZqNKWemzIVgVFYRSGN4NPJB+pBp52o4aKQcgOJ4NpmP7lkiq4Zm8K98ZythFAlm
 0aTRnuo8VFY2+Bj4
 =s/8I
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfbNDQACgkQYKtH/8kJ
 UichUQ/7BvTE76nueHKRXqvBEzUMZTEf9UjoDGTLlb0uDd3C4XOuLl2Y7SRXjlMQ
 Ti17BK5NvReuNidTtCPSsLX1WFgORpgU7E5q7ch2g6WRQGHDb57EgnmHpFXp2y9F
 a3pugJN4JHCd39s8VqEs15SEpGw1SS69rBluK6LGEQD3/nJFSEJBefJ65lABP4Br
 1oY4VamPybYSmQH+udRYy1VmnRpGufknAsFNh2YI5JWOARv9Q7f9/nlcMgRdwj9F
 0aOkNjY/aWtFl+aHhMsJH6aqeTJ5NW8OeRq2Z5Gz+6UmUPMKGhBtuS4APbcI4YCv
 mxpkVHGbRgrpr3wWky82npaAR9oXJ52MIqklaDKMJPZt2gC9A/HT9yQkfoQvMJiV
 opJdZRATVSce40o5Wa0nmIIpLmEb4d6MfU8s6Yi78lUBQQZzNEs6AFnUaRGRc19d
 2ZpKrsIbVEu05iQnJbCupjTKSdB3bYKELvTAHPRpkNIIQhGEVa9ra+lmsMHK85lV
 /2Oe00cJg8K/d1GT+SvBCxewqkt48lKY1HpLauySj1xlpn+CkDxuXQlXgoFbK1sO
 PGuxt7KLqk+1zUedqZgHygzt05HdQPcU9uptHFlmetZMXOmWCJd75K4kHcvCDRdu
 AdQc4ulwZwJBVFQV14uUgh6sz1ZzOQAk5sGM0jeTMKvcPNIO3UI=
 =YCIx
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm64-dt-for-6.15' of https://github.com/hisilicon/linux-hisi into soc/dt

ARM64: DT: HiSilicon ARM64 DT updates for v6.15

- Add property to the ETM nodes for fixing CPU idle states

* tag 'hisi-arm64-dt-for-6.15' of https://github.com/hisilicon/linux-hisi:
  arm64: dts: hi3660: Add property for fixing CPUIdle

Link: https://lore.kernel.org/r/67D968A9.7080504@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2025-03-19 22:16:35 +01:00
commit 2c5ef4e0b7

View File

@ -17,6 +17,7 @@ etm@ecc40000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu0>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -34,6 +35,7 @@ etm@ecd40000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu1>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -51,6 +53,7 @@ etm@ece40000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu2>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -68,6 +71,7 @@ etm@ecf40000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu3>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -160,6 +164,7 @@ etm@ed440000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu4>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -177,6 +182,7 @@ etm@ed540000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu5>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -194,6 +200,7 @@ etm@ed640000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu6>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {
@ -211,6 +218,7 @@ etm@ed740000 {
clocks = <&crg_ctrl HI3660_PCLK>;
clock-names = "apb_pclk";
cpu = <&cpu7>;
arm,coresight-loses-context-with-cpu;
out-ports {
port {