github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-07-28 01:55:51 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

media: atomisp: Fix block comment coding style

Browse Source 
Fix checkpatch.pl warnings regarding block comments.

Add missing asterisks to block comments to adhere to the kernel coding
style.

Signed-off-by: Mahad Ibrahim <mahad.ibrahim.dev@gmail.com>
Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
This commit is contained in:
Mahad Ibrahim 2026-01-05 00:05:07 +05:00 committed by Sakari Ailus
parent fff06b0538
commit 2842e567b4
1 changed files with 40 additions and 34 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

74
drivers/staging/media/atomisp/pci/hive_isp_css_include/host/mmu_public.h
View File

@ -11,45 +11,50 @@
#include "device_access.h"
#include "assert_support.h"
/*! Set the page table base index of MMU[ID]
\param ID[in] MMU identifier
\param base_index[in] page table base index
\return none, MMU[ID].page_table_base_index = base_index
/*
*! Set the page table base index of MMU[ID]
*
*\param ID[in] MMU identifier
*\param base_index[in] page table base index
*
*\return none, MMU[ID].page_table_base_index = base_index
*/
void mmu_set_page_table_base_index(const mmu_ID_t ID, const hrt_data base_index);
/*! Get the page table base index of MMU[ID]
\param ID[in] MMU identifier
\param base_index[in] page table base index
\return MMU[ID].page_table_base_index
/*
*! Get the page table base index of MMU[ID]
*
*\param ID[in] MMU identifier
*\param base_index[in] page table base index
*
*\return MMU[ID].page_table_base_index
*/
hrt_data mmu_get_page_table_base_index(const mmu_ID_t ID);
/*! Invalidate the page table cache of MMU[ID]
\param ID[in] MMU identifier
\return none
/*
*! Invalidate the page table cache of MMU[ID]
*
*\param ID[in] MMU identifier
*
*\return none
*/
void mmu_invalidate_cache(const mmu_ID_t ID);
/*! Invalidate the page table cache of all MMUs
\return none
/*
*! Invalidate the page table cache of all MMUs
*
*\return none
*/
void mmu_invalidate_cache_all(void);
/*! Write to a control register of MMU[ID]
\param ID[in] MMU identifier
\param reg[in] register index
\param value[in] The data to be written
\return none, MMU[ID].ctrl[reg] = value
/*
*! Write to a control register of MMU[ID]
*
*\param ID[in] MMU identifier
*\param reg[in] register index
*\param value[in] The data to be written
*
*\return none, MMU[ID].ctrl[reg] = value
*/
static inline void mmu_reg_store(const mmu_ID_t ID, const unsigned int reg, const hrt_data value)
{
@ -58,13 +63,14 @@ static inline void mmu_reg_store(const mmu_ID_t ID, const unsigned int reg, cons
ia_css_device_store_uint32(MMU_BASE[ID] + reg * sizeof(hrt_data), value);
}
/*! Read from a control register of MMU[ID]
\param ID[in] MMU identifier
\param reg[in] register index
\param value[in] The data to be written
\return MMU[ID].ctrl[reg]
/*
*! Read from a control register of MMU[ID]
*
*\param ID[in] MMU identifier
*\param reg[in] register index
*\param value[in] The data to be written
*
*\return MMU[ID].ctrl[reg]
*/
static inline hrt_data mmu_reg_load(const mmu_ID_t ID, const unsigned int reg)
{