mirror of
https://github.com/torvalds/linux.git
synced 2026-11-07 06:17:02 +01:00
dt-bindings: PCI: rcar-gen4-pci-ep: Document Application/Local register reset
The R-Car Gen4 PCIe controller does contain core reset, which puts the controller back into well-defined state, but it does also tear down the PCIe link. This is called Application/Local register reset in the documentation. Document this reset. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com> [bhelgaas: squash maxItems fix from https://patch.msgid.link/20260925203039.110653-2-marek.vasut+renesas@mailbox.org] Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://patch.msgid.link/20260903205153.283553-2-marek.vasut+renesas@mailbox.org
This commit is contained in:
parent
c687d310b1
commit
26a78bf6d4
|
|
@ -56,11 +56,14 @@ properties:
|
|||
maxItems: 1
|
||||
|
||||
resets:
|
||||
maxItems: 1
|
||||
minItems: 1
|
||||
maxItems: 2
|
||||
|
||||
reset-names:
|
||||
minItems: 1
|
||||
items:
|
||||
- const: pwr
|
||||
- const: core
|
||||
|
||||
max-link-speed:
|
||||
maximum: 4
|
||||
|
|
@ -109,8 +112,8 @@ examples:
|
|||
clocks = <&cpg CPG_MOD 624>, <&pcie0_clkref>;
|
||||
clock-names = "core", "ref";
|
||||
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
|
||||
resets = <&cpg 624>;
|
||||
reset-names = "pwr";
|
||||
resets = <&cpg 624>,<&cpg 1121>;
|
||||
reset-names = "pwr", "core";
|
||||
max-link-speed = <4>;
|
||||
num-lanes = <2>;
|
||||
max-functions = /bits/ 8 <2>;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user