mirror of
https://github.com/torvalds/linux.git
synced 2026-09-23 05:04:02 +02:00
dt-bindings: iommu: Fix interrupt type in example
The CMDQV interrupt on Tegra264 is edge-triggered per the hardware
interrupt documentation, but the binding example describes it as
level-triggered. Correct the example to use IRQ_TYPE_EDGE_RISING so
that it does not propagate the wrong trigger type.
Fixes: 8a59954192 ("dt-bindings: iommu: Add NVIDIA Tegra CMDQV support")
Reported-by: Nicolin Chen <nicolinc@nvidia.com>
Signed-off-by: Ashish Mhetre <amhetre@nvidia.com>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
Acked-by: Nicolin Chen <nicolinc@nvidia.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
parent
7b97226bfb
commit
20df803796
|
|
@ -38,5 +38,5 @@ examples:
|
|||
cmdqv@5200000 {
|
||||
compatible = "nvidia,tegra264-cmdqv";
|
||||
reg = <0x5200000 0x830000>;
|
||||
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <GIC_SPI 19 IRQ_TYPE_EDGE_RISING>;
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user