mirror of
https://github.com/torvalds/linux.git
synced 2026-09-22 20:54:03 +02:00
x86/insn-eval: Move assign_register() out of KVM as insn_assign_reg()
KVM's instruction emulator has a small helper, assign_register(), that writes a value into a register following the x86 rules for writes to general-purpose registers: an 8- or 16-bit write leaves the rest of the register untouched, a 32-bit write zero-extends the result to 64 bits, and a 64-bit write replaces the whole register. The TDX guest #VE handler needs the same logic for port I/O emulation to get 32-bit zero-extension right. Rather than add a third copy of the same switch, move the helper verbatim to <asm/insn-eval.h>, rename it to insn_assign_reg(), and route KVM's callers through it. Add <asm/insn.h> to the header's includes so it builds standalone in callers that have not pulled it in transitively. No functional change. Signed-off-by: Kiryl Shutsemau (Meta) <kas@kernel.org> Signed-off-by: Dave Hansen <dave.hansen@linux.intel.com> Acked-by: Sean Christopherson <seanjc@google.com> Cc:stable@vger.kernel.org Link: https://patch.msgid.link/20260713133753.223947-3-kirill@shutemov.name
This commit is contained in:
parent
0f63e656b1
commit
1fe104b048
|
|
@ -9,6 +9,7 @@
|
|||
#include <linux/compiler.h>
|
||||
#include <linux/bug.h>
|
||||
#include <linux/err.h>
|
||||
#include <asm/insn.h>
|
||||
#include <asm/ptrace.h>
|
||||
|
||||
#define INSN_CODE_SEG_ADDR_SZ(params) ((params >> 4) & 0xf)
|
||||
|
|
@ -46,4 +47,39 @@ enum insn_mmio_type insn_decode_mmio(struct insn *insn, int *bytes);
|
|||
|
||||
bool insn_is_nop(struct insn *insn);
|
||||
|
||||
/*
|
||||
* Write @val into *@reg following the x86 rules for writes to
|
||||
* general-purpose registers (Intel SDM Vol. 1, "General-Purpose
|
||||
* Registers in 64-Bit Mode"): an 8- or 16-bit write leaves the rest of
|
||||
* the register untouched, a 32-bit write zero-extends the result into
|
||||
* the upper 32 bits, and a 64-bit write replaces the whole register.
|
||||
*
|
||||
* @bytes is the width of the write, not a property of the instruction:
|
||||
* an instruction that, say, sign-extends a 32-bit immediate into a
|
||||
* 64-bit register does a 64-bit write here.
|
||||
*
|
||||
* @reg need not be 8-byte aligned: KVM's instruction emulator offsets
|
||||
* the pointer by one byte to address the high-byte registers (AH, CH,
|
||||
* DH, BH). Use narrow stores for the sub-word cases so the access
|
||||
* width matches @bytes and the adjacent bytes are left alone.
|
||||
*/
|
||||
static inline void insn_assign_reg(unsigned long *reg, u64 val, int bytes)
|
||||
{
|
||||
switch (bytes) {
|
||||
case 1:
|
||||
*(u8 *)reg = (u8)val;
|
||||
break;
|
||||
case 2:
|
||||
*(u16 *)reg = (u16)val;
|
||||
break;
|
||||
case 4:
|
||||
/* A 32-bit write zero-extends into the upper 32 bits. */
|
||||
*reg = (u32)val;
|
||||
break;
|
||||
case 8:
|
||||
*reg = val;
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
#endif /* _ASM_X86_INSN_EVAL_H */
|
||||
|
|
|
|||
|
|
@ -24,6 +24,7 @@
|
|||
#include "kvm_emulate.h"
|
||||
#include <linux/stringify.h>
|
||||
#include <asm/debugreg.h>
|
||||
#include <asm/insn-eval.h>
|
||||
#include <asm/nospec-branch.h>
|
||||
#include <asm/ibt.h>
|
||||
#include <asm/text-patching.h>
|
||||
|
|
@ -439,25 +440,6 @@ static void assign_masked(ulong *dest, ulong src, ulong mask)
|
|||
*dest = (*dest & ~mask) | (src & mask);
|
||||
}
|
||||
|
||||
static void assign_register(unsigned long *reg, u64 val, int bytes)
|
||||
{
|
||||
/* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */
|
||||
switch (bytes) {
|
||||
case 1:
|
||||
*(u8 *)reg = (u8)val;
|
||||
break;
|
||||
case 2:
|
||||
*(u16 *)reg = (u16)val;
|
||||
break;
|
||||
case 4:
|
||||
*reg = (u32)val;
|
||||
break; /* 64b: zero-extend */
|
||||
case 8:
|
||||
*reg = val;
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static inline unsigned long ad_mask(struct x86_emulate_ctxt *ctxt)
|
||||
{
|
||||
return (1UL << (ctxt->ad_bytes << 3)) - 1;
|
||||
|
|
@ -505,7 +487,7 @@ register_address_increment(struct x86_emulate_ctxt *ctxt, int reg, int inc)
|
|||
{
|
||||
ulong *preg = reg_rmw(ctxt, reg);
|
||||
|
||||
assign_register(preg, *preg + inc, ctxt->ad_bytes);
|
||||
insn_assign_reg(preg, *preg + inc, ctxt->ad_bytes);
|
||||
}
|
||||
|
||||
static void rsp_increment(struct x86_emulate_ctxt *ctxt, int inc)
|
||||
|
|
@ -1767,7 +1749,7 @@ static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
|
|||
|
||||
static void write_register_operand(struct operand *op)
|
||||
{
|
||||
return assign_register(op->addr.reg, op->val, op->bytes);
|
||||
return insn_assign_reg(op->addr.reg, op->val, op->bytes);
|
||||
}
|
||||
|
||||
static int writeback(struct x86_emulate_ctxt *ctxt, struct operand *op)
|
||||
|
|
@ -2008,7 +1990,7 @@ static int em_popa(struct x86_emulate_ctxt *ctxt)
|
|||
rc = emulate_pop(ctxt, &val, ctxt->op_bytes);
|
||||
if (rc != X86EMUL_CONTINUE)
|
||||
break;
|
||||
assign_register(reg_rmw(ctxt, reg), val, ctxt->op_bytes);
|
||||
insn_assign_reg(reg_rmw(ctxt, reg), val, ctxt->op_bytes);
|
||||
--reg;
|
||||
}
|
||||
return rc;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user