mirror of
https://github.com/torvalds/linux.git
synced 2026-08-01 03:59:40 +02:00
arm64: dts: imx8: use common imx-pcie0-ep.dtso to enable PCI ep function
Use common imx-pcie0-ep.dtso for imx8mp-evk-pcie-ep and imx8qxp-mek-pcie-ep. No functional change. Signed-off-by: Frank Li <Frank.Li@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
c1c4820b60
commit
1c9b0c6044
|
|
@ -104,6 +104,10 @@ dtb-$(CONFIG_ARCH_MXC) += imx8dx-colibri-eval-v3.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8dx-colibri-iris-v2.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8dx-colibri-iris-v2.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8dx-colibri-iris.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8dx-colibri-iris.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk.dtb
|
||||||
|
|
||||||
|
imx8dxl-evk-pcie-ep-dtbs += imx8dxl-evk.dtb imx-pcie0-ep.dtbo
|
||||||
|
dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk-pcie-ep.dtb
|
||||||
|
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8dxp-tqma8xdp-mba8xx.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8dxp-tqma8xdp-mba8xx.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb
|
||||||
|
|
@ -239,7 +243,7 @@ imx8mp-evk-lvds0-imx-lvds-hdmi-dtbs += imx8mp-evk.dtb imx8mp-evk-lvds0-imx-lvds-
|
||||||
imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0-dtbs += imx8mp-evk.dtb imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0.dtbo
|
imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0-dtbs += imx8mp-evk.dtb imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0.dtbo
|
||||||
imx8mp-evk-lvds1-imx-lvds-hdmi-dtbs += imx8mp-evk.dtb imx8mp-evk-lvds1-imx-lvds-hdmi.dtbo
|
imx8mp-evk-lvds1-imx-lvds-hdmi-dtbs += imx8mp-evk.dtb imx8mp-evk-lvds1-imx-lvds-hdmi.dtbo
|
||||||
imx8mp-evk-mx8-dlvds-lcd1-dtbs += imx8mp-evk.dtb imx8mp-evk-mx8-dlvds-lcd1.dtbo
|
imx8mp-evk-mx8-dlvds-lcd1-dtbs += imx8mp-evk.dtb imx8mp-evk-mx8-dlvds-lcd1.dtbo
|
||||||
imx8mp-evk-pcie-ep-dtbs += imx8mp-evk.dtb imx8mp-evk-pcie-ep.dtbo
|
imx8mp-evk-pcie-ep-dtbs += imx8mp-evk.dtb imx-pcie0-ep.dtbo
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds0-imx-dlvds-hdmi-channel0.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds0-imx-dlvds-hdmi-channel0.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds0-imx-lvds-hdmi.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds0-imx-lvds-hdmi.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-lvds1-imx-dlvds-hdmi-channel0.dtb
|
||||||
|
|
@ -286,7 +290,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8qxp-colibri-iris.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-colibri-iris-v2.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-colibri-iris-v2.dtb
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek.dtb
|
||||||
|
|
||||||
imx8qxp-mek-pcie-ep-dtbs += imx8qxp-mek.dtb imx8qxp-mek-pcie-ep.dtbo
|
imx8qxp-mek-pcie-ep-dtbs += imx8qxp-mek.dtb imx-pcie0-ep.dtbo
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek-pcie-ep.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek-pcie-ep.dtb
|
||||||
|
|
||||||
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-tqma8xqp-mba8xx.dtb
|
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-tqma8xqp-mba8xx.dtb
|
||||||
|
|
|
||||||
|
|
@ -6,12 +6,10 @@
|
||||||
/dts-v1/;
|
/dts-v1/;
|
||||||
/plugin/;
|
/plugin/;
|
||||||
|
|
||||||
&pcie {
|
&pcie0 {
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pcie_ep {
|
&pcie0_ep {
|
||||||
pinctrl-0 = <&pinctrl_pcie0>;
|
|
||||||
pinctrl-names = "default";
|
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
@ -711,7 +711,7 @@ &pcie_phy {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pcie {
|
&pcie0 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pcie0>;
|
pinctrl-0 = <&pinctrl_pcie0>;
|
||||||
reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
|
reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
|
||||||
|
|
@ -719,6 +719,12 @@ &pcie {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pcie0_ep {
|
||||||
|
pinctrl-0 = <&pinctrl_pcie0>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
|
|
|
||||||
|
|
@ -1,22 +0,0 @@
|
||||||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
||||||
/*
|
|
||||||
* Copyright 2025 NXP
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <dt-bindings/phy/phy.h>
|
|
||||||
|
|
||||||
/dts-v1/;
|
|
||||||
/plugin/;
|
|
||||||
|
|
||||||
&pcieb {
|
|
||||||
status = "disabled";
|
|
||||||
};
|
|
||||||
|
|
||||||
&pcieb_ep {
|
|
||||||
phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>;
|
|
||||||
phy-names = "pcie-phy";
|
|
||||||
pinctrl-0 = <&pinctrl_pcieb>;
|
|
||||||
pinctrl-names = "default";
|
|
||||||
vpcie-supply = <®_pcieb>;
|
|
||||||
status = "okay";
|
|
||||||
};
|
|
||||||
|
|
@ -537,7 +537,7 @@ &mu1_m0 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pcieb {
|
&pcie0 {
|
||||||
phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>;
|
phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>;
|
||||||
phy-names = "pcie-phy";
|
phy-names = "pcie-phy";
|
||||||
pinctrl-0 = <&pinctrl_pcieb>;
|
pinctrl-0 = <&pinctrl_pcieb>;
|
||||||
|
|
@ -547,6 +547,15 @@ &pcieb {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pcie0_ep {
|
||||||
|
phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>;
|
||||||
|
phy-names = "pcie-phy";
|
||||||
|
pinctrl-0 = <&pinctrl_pcieb>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
vpcie-supply = <®_pcieb>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
&scu_key {
|
&scu_key {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue
Block a user