ARM: tegra: Device tree changes for v6.19-rc1

Add more host1x devices on Tegra114 and Tegra124, as well as CSI for
 Tegra20 and Tegra30. Support for the Xiaomi Mi Pad is also added.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmkYO/AACgkQ3SOs138+
 s6EeWQ//cnwzLFNnLIUrH73IEbxiamOaTdHcIZRdrVdGUK5bP79sdQZQVyzkGbUR
 kHWPi85QqiMj+Wk7oHNefKdSATVoUZXZRXbjRQtyHOjWRvsir+LspolI5HQMClA9
 aVjgsPSELkBOqfJUNwxpbGtprLBQuZVr2e/Uum+DGvSC5rW6jIe9uEvUsPEMHZyU
 jxqosbdaylLEYcrF3+ThFENVO1H2Kg1FYGHIQoykYQyQPg+jI8wRAmiTrul4kzQA
 iBfsCGOUT/VPgktIcHKy6TBvmke+eOhWltlYm/n6XeXdLVzwoH6M0gmKQeHvZVgZ
 JGGrwF3u0PAbKcsogOgcIY3/t6VYAg9yJXMJHeopkoUgmOxBKva7sdXxeakz50fu
 FU0gyMZ7pWQtL5FSB6h87ichQ+PHOO0aAvesNmDCGR1YoHE+PbzXf0zs1MDAEjX2
 ReJ0NGgK+z80wG1O4mjKhCfASkacJQxVViySqALTCAtxd0G3ffSOBwmfZYxIIi2O
 8sgwLgx1Z1zeoJp/QBvm+yONiIQDbCpbNOYCusOeWZBLtYlNqyUsTkaxpCimoGNR
 4xJdL1xloknDpqiByPj1grkQQos7J9YT4OdA1sUpfbzX/xDaaVe6NC0DtNFHM/4H
 rPnv8URtwA+0/esJLl3mok5KQ3kf9nY6jhsdfQ4Ai3rWuu5HQwM=
 =ecPk
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmkgisEACgkQmmx57+YA
 GNladBAAkwtBeQJO9NZsDNxmjQ66KnDEXJO55BrhvIxOZxC1pZz9mGw11Vzf3Pqf
 /tftBLn17OIfzyaY15JLwKUTLfdyA9FQXNuOMJcofn0xdRokA/mcuaKBHHNc/Ltm
 HJO5KLSiOBGsvlgXwwPSdEcNwmShgbqgymMudPFWQKsNuG16M9SVVm4xKjQdFPf6
 DPeYCBmvuDA9MEcO+4O/m07lWkWnNM/eOJCb/x7DAwUpvR+QuBkjqOPRwPMfdtRi
 zoKS4p7a7F/xJp5PjqKFC1X3zhcmNob1Bha6Zf4X2zrWDTKGbqSgZYKeEBGGonp0
 T67BGpIDvDSS7/WvXnpIzTd8JrEOUpF+j3TO0u/v7koq+djXGN6WazXAABuCmx8L
 TjtVfPPHerLgWKZXJ51VGG0AObgmBUiOoepYl9TEOhq/s4f+AMGnqRGTCAtae/Q6
 a+htyz/SJVHanNDl2U2AOXEiWqggT6SwFRqJXQFs1YIMWDslA77XlAaunXNlw/oR
 SZE8I87Rkf3BQN9Mo7FH+xdrlj0BQ5rv6+Pp0GyacMmGuGYMIAI6fKnBB7ezWU6r
 Nes+tCz+aD4wHn2V45uRGH4OSyAReriMUwtUuyKOQPiWj501DQzg6pYlS43munKo
 VhznyZEuPhajOSP4BQHv0OqwJgnwyEyADrB1FTpu5ul3u07m50s=
 =4t4K
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.19-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

ARM: tegra: Device tree changes for v6.19-rc1

Add more host1x devices on Tegra114 and Tegra124, as well as CSI for
Tegra20 and Tegra30. Support for the Xiaomi Mi Pad is also added.

* tag 'tegra-for-6.19-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  ARM: tegra: Add device-tree for Xiaomi Mi Pad (A0101)
  ARM: tegra: add CSI nodes for Tegra20 and Tegra30
  ARM: tegra: Add missing HOST1X device nodes on Tegra124
  ARM: tegra: Add missing HOST1X device nodes on Tegra114

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2025-11-21 16:50:42 +01:00
commit 17aaeb67e1
6 changed files with 2960 additions and 4 deletions

View File

@ -11,7 +11,8 @@ dtb-$(CONFIG_ARCH_TEGRA_124_SOC) += \
tegra124-nyan-big.dtb \
tegra124-nyan-big-fhd.dtb \
tegra124-nyan-blaze.dtb \
tegra124-venice2.dtb
tegra124-venice2.dtb \
tegra124-xiaomi-mocha.dtb
dtb-$(CONFIG_ARCH_TEGRA_2x_SOC) += \
tegra20-acer-a500-picasso.dtb \
tegra20-asus-sl101.dtb \

View File

@ -48,6 +48,45 @@ host1x@50000000 {
ranges = <0x54000000 0x54000000 0x01000000>;
vi@54080000 {
compatible = "nvidia,tegra114-vi";
reg = <0x54080000 0x00040000>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA114_CLK_VI>;
resets = <&tegra_car 20>;
reset-names = "vi";
iommus = <&mc TEGRA_SWGROUP_VI>;
status = "disabled";
};
epp@540c0000 {
compatible = "nvidia,tegra114-epp";
reg = <0x540c0000 0x00040000>;
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA114_CLK_EPP>;
resets = <&tegra_car TEGRA114_CLK_EPP>;
reset-names = "epp";
iommus = <&mc TEGRA_SWGROUP_EPP>;
status = "disabled";
};
isp@54100000 {
compatible = "nvidia,tegra114-isp";
reg = <0x54100000 0x00040000>;
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA114_CLK_ISP>;
resets = <&tegra_car TEGRA114_CLK_ISP>;
reset-names = "isp";
iommus = <&mc TEGRA_SWGROUP_ISP>;
status = "disabled";
};
gr2d@54140000 {
compatible = "nvidia,tegra114-gr2d";
reg = <0x54140000 0x00040000>;
@ -150,6 +189,31 @@ dsib: dsi@54400000 {
#address-cells = <1>;
#size-cells = <0>;
};
msenc@544c0000 {
compatible = "nvidia,tegra114-msenc";
reg = <0x544c0000 0x00040000>;
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA114_CLK_MSENC>;
resets = <&tegra_car TEGRA114_CLK_MSENC>;
reset-names = "mpe";
iommus = <&mc TEGRA_SWGROUP_MSENC>;
status = "disabled";
};
tsec@54500000 {
compatible = "nvidia,tegra114-tsec";
reg = <0x54500000 0x00040000>;
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA114_CLK_TSEC>;
resets = <&tegra_car TEGRA114_CLK_TSEC>;
iommus = <&mc TEGRA_SWGROUP_TSEC>;
status = "disabled";
};
};
gic: interrupt-controller@50041000 {

File diff suppressed because it is too large Load Diff

View File

@ -103,6 +103,45 @@ host1x@50000000 {
ranges = <0 0x54000000 0 0x54000000 0 0x01000000>;
vi@54080000 {
compatible = "nvidia,tegra124-vi";
reg = <0x0 0x54080000 0x0 0x00040000>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_VI>;
resets = <&tegra_car 20>;
reset-names = "vi";
iommus = <&mc TEGRA_SWGROUP_VI>;
status = "disabled";
};
isp@54600000 {
compatible = "nvidia,tegra124-isp";
reg = <0x0 0x54600000 0x0 0x00040000>;
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_ISP>;
resets = <&tegra_car TEGRA124_CLK_ISP>;
reset-names = "isp";
iommus = <&mc TEGRA_SWGROUP_ISP2>;
status = "disabled";
};
isp@54680000 {
compatible = "nvidia,tegra124-isp";
reg = <0x0 0x54680000 0x0 0x00040000>;
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_ISPB>;
resets = <&tegra_car TEGRA124_CLK_ISPB>;
reset-names = "isp";
iommus = <&mc TEGRA_SWGROUP_ISP2B>;
status = "disabled";
};
dc@54200000 {
compatible = "nvidia,tegra124-dc";
reg = <0x0 0x54200000 0x0 0x00040000>;
@ -209,6 +248,31 @@ dsib: dsi@54400000 {
#size-cells = <0>;
};
msenc@544c0000 {
compatible = "nvidia,tegra124-msenc";
reg = <0x0 0x544c0000 0x0 0x00040000>;
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_MSENC>;
resets = <&tegra_car TEGRA124_CLK_MSENC>;
reset-names = "mpe";
iommus = <&mc TEGRA_SWGROUP_MSENC>;
status = "disabled";
};
tsec@54500000 {
compatible = "nvidia,tegra124-tsec";
reg = <0x0 0x54500000 0x0 0x00040000>;
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_TSEC>;
resets = <&tegra_car TEGRA124_CLK_TSEC>;
iommus = <&mc TEGRA_SWGROUP_TSEC>;
status = "disabled";
};
sor@54540000 {
compatible = "nvidia,tegra124-sor";
reg = <0x0 0x54540000 0x0 0x00040000>;

View File

@ -64,7 +64,7 @@ mpe@54040000 {
vi@54080000 {
compatible = "nvidia,tegra20-vi";
reg = <0x54080000 0x00040000>;
reg = <0x54080000 0x00000800>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA20_CLK_VI>;
resets = <&tegra_car 20>;
@ -72,6 +72,23 @@ vi@54080000 {
power-domains = <&pd_venc>;
operating-points-v2 = <&vi_dvfs_opp_table>;
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x54080000 0x4000>;
csi: csi@800 {
compatible = "nvidia,tegra20-csi";
reg = <0x800 0x200>;
clocks = <&tegra_car TEGRA20_CLK_CSI>;
power-domains = <&pd_venc>;
#nvidia,mipi-calibrate-cells = <1>;
status = "disabled";
#address-cells = <1>;
#size-cells = <0>;
};
};
epp@540c0000 {

View File

@ -150,8 +150,8 @@ mpe@54040000 {
};
vi@54080000 {
compatible = "nvidia,tegra30-vi";
reg = <0x54080000 0x00040000>;
compatible = "nvidia,tegra30-vi", "nvidia,tegra20-vi";
reg = <0x54080000 0x00000800>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA30_CLK_VI>;
resets = <&tegra_car 20>;
@ -162,6 +162,26 @@ vi@54080000 {
iommus = <&mc TEGRA_SWGROUP_VI>;
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x54080000 0x4000>;
csi: csi@800 {
compatible = "nvidia,tegra30-csi";
reg = <0x800 0x200>;
clocks = <&tegra_car TEGRA30_CLK_CSI>,
<&tegra_car TEGRA30_CLK_CSIA_PAD>,
<&tegra_car TEGRA30_CLK_CSIB_PAD>;
clock-names = "csi", "csia-pad", "csib-pad";
power-domains = <&pd_venc>;
#nvidia,mipi-calibrate-cells = <1>;
status = "disabled";
#address-cells = <1>;
#size-cells = <0>;
};
};
epp@540c0000 {