github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-07 05:55:44 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

ARM: dts: imx6ul: change operating-points to uint32-matrix

Browse Source 
[ Upstream commit edb6784398 ]

operating-points is a uint32-matrix as per opp-v1.yaml. Change it
accordingly. While at it, change fsl,soc-operating-points as well,
although there is no bindings file (yet). But they should have the same
format. Fixes the dt_binding_check warning:
cpu@0: operating-points:0: [696000, 1275000, 528000, 1175000, 396000,
1025000, 198000, 950000] is too long
cpu@0: operating-points:0: Additional items are not allowed (528000,
1175000, 396000, 1025000, 198000, 950000 were unexpected)

Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Alexander Stein 2022-06-13 14:33:52 +02:00 committed by Greg Kroah-Hartman
parent 278aa4c73d
commit 15af2deb19
1 changed files with 10 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
arch/arm/boot/dts/imx6ul.dtsi
View File

@ -62,20 +62,18 @@ cpu0: cpu@0 {
clock-frequency = <696000000>; clock-frequency = <696000000>;
clock-latency = <61036>; /* two CLK32 periods */ clock-latency = <61036>; /* two CLK32 periods */
#cooling-cells = <2>; #cooling-cells = <2>;
operating-points = < operating-points =
/* kHz uV */ /* kHz uV */
696000 1275000 <696000 1275000>,
528000 1175000 <528000 1175000>,
396000 1025000 <396000 1025000>,
198000 950000 <198000 950000>;
>; fsl,soc-operating-points =
fsl,soc-operating-points = <
/* KHz uV */ /* KHz uV */
696000 1275000 <696000 1275000>,
528000 1175000 <528000 1175000>,
396000 1175000 <396000 1175000>,
198000 1175000 <198000 1175000>;
>;
clocks = <&clks IMX6UL_CLK_ARM>, clocks = <&clks IMX6UL_CLK_ARM>,
<&clks IMX6UL_CLK_PLL2_BUS>, <&clks IMX6UL_CLK_PLL2_BUS>,
<&clks IMX6UL_CLK_PLL2_PFD2>, <&clks IMX6UL_CLK_PLL2_PFD2>,