mirror of
https://github.com/torvalds/linux.git
synced 2026-05-26 08:02:27 +02:00
arm64: dts: lg: add missing cache properties
As all level 2 and level 3 caches are unified, add required cache-unified and cache-level properties to fix warnings like: lg1312-ref.dtb: l2-cache0: 'cache-level' is a required property Acked-by: Chanho Min <chanho.min@lge.com> Link: https://lore.kernel.org/r/20230421223201.115439-1-krzysztof.kozlowski@linaro.org Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
This commit is contained in:
parent
a8cf500c42
commit
1193001081
|
|
@ -48,6 +48,8 @@ cpu3: cpu@3 {
|
|||
};
|
||||
L2_0: l2-cache0 {
|
||||
compatible = "cache";
|
||||
cache-level = <2>;
|
||||
cache-unified;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -48,6 +48,8 @@ cpu3: cpu@3 {
|
|||
};
|
||||
L2_0: l2-cache0 {
|
||||
compatible = "cache";
|
||||
cache-level = <2>;
|
||||
cache-unified;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user