github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-11-07 06:17:02 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

clk: qcom: gpucc-sm4450: Use common probe handling for always-on clocks

Browse Source 
Describe the always-on branches in a critical_cbcrs array and reference
it through qcom_cc_driver_data. Let qcom_cc_really_probe() enable these
branches instead of programming them directly in the driver's probe.

Assisted-by: LLM
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Signed-off-by: Abel Vesa <abel.vesa@oss.qualcomm.com>
Link: https://patch.msgid.link/20260924-clk-qcom-rework-legacy-always-on-clocks-v2-39-1479443ee016@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Abel Vesa 2026-09-24 15:06:51 +03:00 committed by Bjorn Andersson
parent dba6e4996f
commit 0eb6223655
1 changed files with 12 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
drivers/clk/qcom/gpucc-sm4450.c
View File

@ -754,7 +754,19 @@ static const struct regmap_config gpu_cc_sm4450_regmap_config = {
.fast_io = true,
};
static const u32 gpu_cc_sm4450_critical_cbcrs[] = {
0x93a4, /* GPU_CC_CB_CLK */
0x9004, /* GPU_CC_CXO_AON_CLK */
0x900c, /* GPU_CC_DEMET_CLK */
};
static const struct qcom_cc_driver_data gpu_cc_sm4450_driver_data = {
.clk_cbcrs = gpu_cc_sm4450_critical_cbcrs,
.num_clk_cbcrs = ARRAY_SIZE(gpu_cc_sm4450_critical_cbcrs),
};
static const struct qcom_cc_desc gpu_cc_sm4450_desc = {
.driver_data = &gpu_cc_sm4450_driver_data,
.config = &gpu_cc_sm4450_regmap_config,
.clks = gpu_cc_sm4450_clocks,
.num_clks = ARRAY_SIZE(gpu_cc_sm4450_clocks),
@ -781,11 +793,6 @@ static int gpu_cc_sm4450_probe(struct platform_device *pdev)
clk_lucid_evo_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);
clk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);
/* Keep some clocks always enabled */
qcom_branch_set_clk_en(regmap, 0x93a4); /* GPU_CC_CB_CLK */
qcom_branch_set_clk_en(regmap, 0x9004); /* GPU_CC_CXO_AON_CLK */
qcom_branch_set_clk_en(regmap, 0x900c); /* GPU_CC_DEMET_CLK */
return qcom_cc_really_probe(&pdev->dev, &gpu_cc_sm4450_desc, regmap);
}