github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-07 05:55:44 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: Update cache properties for hisilicon

Browse Source 
The DeviceTree Specification v0.3 specifies that the cache node
'compatible' and 'cache-level' properties are 'required'. Cf.
s3.8 Multi-level and Shared Cache Nodes
The 'cache-unified' property should be present if one of the
properties for unified cache is present ('cache-size', ...).

Update the Device Trees accordingly.

Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
This commit is contained in:
Pierre Gondois 2022-11-07 16:57:02 +01:00 committed by Wei Xu
parent 9abf2313ad
commit 0de459a326
5 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/hisilicon/hi3660.dtsi
View File

@ -203,10 +203,12 @@ CLUSTER_SLEEP_1: cluster-sleep-1 {
A53_L2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
};
A73_L2: l2-cache1 {
compatible = "cache";
cache-level = <2>;
};
};

2
arch/arm64/boot/dts/hisilicon/hi6220.dtsi
View File

@ -186,10 +186,12 @@ cpu7: cpu@103 {
CLUSTER0_L2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
};
CLUSTER1_L2: l2-cache1 {
compatible = "cache";
cache-level = <2>;
};
};

4
arch/arm64/boot/dts/hisilicon/hip05.dtsi
View File

@ -211,18 +211,22 @@ cpu15: cpu@20303 {
cluster0_l2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
};
cluster1_l2: l2-cache1 {
compatible = "cache";
cache-level = <2>;
};
cluster2_l2: l2-cache2 {
compatible = "cache";
cache-level = <2>;
};
cluster3_l2: l2-cache3 {
compatible = "cache";
cache-level = <2>;
};
};

4
arch/arm64/boot/dts/hisilicon/hip06.dtsi
View File

@ -211,18 +211,22 @@ cpu15: cpu@10303 {
cluster0_l2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
};
cluster1_l2: l2-cache1 {
compatible = "cache";
cache-level = <2>;
};
cluster2_l2: l2-cache2 {
compatible = "cache";
cache-level = <2>;
};
cluster3_l2: l2-cache3 {
compatible = "cache";
cache-level = <2>;
};
};

16
arch/arm64/boot/dts/hisilicon/hip07.dtsi
View File

@ -842,66 +842,82 @@ cpu63: cpu@70303 {
cluster0_l2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
};
cluster1_l2: l2-cache1 {
compatible = "cache";
cache-level = <2>;
};
cluster2_l2: l2-cache2 {
compatible = "cache";
cache-level = <2>;
};
cluster3_l2: l2-cache3 {
compatible = "cache";
cache-level = <2>;
};
cluster4_l2: l2-cache4 {
compatible = "cache";
cache-level = <2>;
};
cluster5_l2: l2-cache5 {
compatible = "cache";
cache-level = <2>;
};
cluster6_l2: l2-cache6 {
compatible = "cache";
cache-level = <2>;
};
cluster7_l2: l2-cache7 {
compatible = "cache";
cache-level = <2>;
};
cluster8_l2: l2-cache8 {
compatible = "cache";
cache-level = <2>;
};
cluster9_l2: l2-cache9 {
compatible = "cache";
cache-level = <2>;
};
cluster10_l2: l2-cache10 {
compatible = "cache";
cache-level = <2>;
};
cluster11_l2: l2-cache11 {
compatible = "cache";
cache-level = <2>;
};
cluster12_l2: l2-cache12 {
compatible = "cache";
cache-level = <2>;
};
cluster13_l2: l2-cache13 {
compatible = "cache";
cache-level = <2>;
};
cluster14_l2: l2-cache14 {
compatible = "cache";
cache-level = <2>;
};
cluster15_l2: l2-cache15 {
compatible = "cache";
cache-level = <2>;
};
};