github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-28 17:13:52 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

drm/xe: Remove dependency on intel_lrc_reg.h

Browse Source 
Create regs/xe_lrc_layout.h file with all the offsets used by the xe
driver. Eventually the xe driver may use a different way to define them
since it doesn't supported below gen12.

v2: Rename file to intel_lrc_layout.h since it's not really about
    registers (Matt Roper)

Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
Lucas De Marchi 2023-02-24 16:15:41 -08:00 committed by Rodrigo Vivi
parent 226bfec858
commit 0992884d09
5 changed files with 21 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
drivers/gpu/drm/xe/regs/xe_lrc_layout.h Normal file
View File

@ -0,0 +1,17 @@
/* SPDX-License-Identifier: MIT */
/*
* Copyright © 2023 Intel Corporation
*/
#ifndef _XE_LRC_LAYOUT_H_
#define _XE_LRC_LAYOUT_H_
#define CTX_CONTEXT_CONTROL (0x02 + 1)
#define CTX_RING_HEAD (0x04 + 1)
#define CTX_RING_TAIL (0x06 + 1)
#define CTX_RING_START (0x08 + 1)
#define CTX_RING_CTL (0x0a + 1)
#define CTX_PDP0_UDW (0x30 + 1)
#define CTX_PDP0_LDW (0x32 + 1)
#endif

2
drivers/gpu/drm/xe/xe_execlist.c
View File

@ -9,6 +9,7 @@
#include "regs/xe_engine_regs.h"
#include "regs/xe_gt_regs.h"
#include "regs/xe_lrc_layout.h"
#include "xe_bo.h"
#include "xe_device.h"
#include "xe_engine.h"
@ -22,7 +23,6 @@
#include "xe_sched_job.h"
#include "gt/intel_gpu_commands.h"
#include "gt/intel_lrc_reg.h"
#include "i915_reg.h"
#define XE_EXECLIST_HANG_LIMIT 1

3
drivers/gpu/drm/xe/xe_guc_submit.c
View File

@ -13,6 +13,7 @@
#include <drm/drm_managed.h>
#include "regs/xe_lrc_layout.h"
#include "xe_device.h"
#include "xe_engine.h"
#include "xe_force_wake.h"
@ -32,8 +33,6 @@
#include "xe_trace.h"
#include "xe_vm.h"
#include "gt/intel_lrc_reg.h"
static struct xe_gt *
guc_to_gt(struct xe_guc *guc)
{

2
drivers/gpu/drm/xe/xe_lrc.c
View File

@ -7,6 +7,7 @@
#include "regs/xe_engine_regs.h"
#include "regs/xe_gt_regs.h"
#include "regs/xe_lrc_layout.h"
#include "xe_bo.h"
#include "xe_device.h"
#include "xe_engine_types.h"
@ -16,7 +17,6 @@
#include "xe_vm.h"
#include "gt/intel_gpu_commands.h"
#include "gt/intel_lrc_reg.h"
#include "i915_reg.h"
#define GEN8_CTX_VALID (1 << 0)

2
drivers/gpu/drm/xe/xe_ring_ops.c
View File

@ -6,6 +6,7 @@
#include "xe_ring_ops.h"
#include "regs/xe_gt_regs.h"
#include "regs/xe_lrc_layout.h"
#include "xe_engine_types.h"
#include "xe_gt.h"
#include "xe_lrc.h"
@ -14,7 +15,6 @@
#include "xe_vm_types.h"
#include "gt/intel_gpu_commands.h"
#include "gt/intel_lrc_reg.h"
#include "i915_reg.h"
static u32 preparser_disable(bool state)