github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-09-23 22:14:03 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

sfc: Map cxl regs

Browse Source 
Use cxl core functions for discovering and mapping CXL device registers.

Signed-off-by: Alejandro Lucero <alucerop@amd.com>
Reviewed-by: Dan Williams <dan.j.williams@intel.com>
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Reviewed-by: Dave Jiang <dave.jiang@intel.com>
Reviewed-by: Ben Cheatham <benjamin.cheatham@amd.com>
Acked-by: Edward Cree <ecree.xilinx@gmail.com>
Link: https://patch.msgid.link/20260630151346.31201-3-alejandro.lucero-palau@amd.com
Signed-off-by: Dave Jiang <dave.jiang@intel.com>
This commit is contained in:
Alejandro Lucero 2026-06-30 16:13:43 +01:00 committed by Dave Jiang
parent a3fc56b12e
commit 08699796da
1 changed files with 26 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
drivers/net/ethernet/sfc/efx_cxl.c
View File

@ -7,6 +7,8 @@
#include <linux/pci.h>
#include <cxl/cxl.h>
#include <cxl/pci.h>
#include "net_driver.h"
#include "efx_cxl.h"
@ -18,6 +20,7 @@ int efx_cxl_init(struct efx_probe_data *probe_data)
struct pci_dev *pci_dev = efx->pci_dev;
struct efx_cxl *cxl;
u16 dvsec;
int rc;
/* Is the device configured with and using CXL? */
if (!pcie_is_cxl(pci_dev))
@ -42,6 +45,29 @@ int efx_cxl_init(struct efx_probe_data *probe_data)
if (!cxl)
return -ENOMEM;
rc = cxl_pci_setup_regs(pci_dev, CXL_REGLOC_RBI_COMPONENT,
&cxl->cxlds.reg_map);
if (rc) {
pci_err(pci_dev, "No component registers\n");
return rc;
}
if (!cxl->cxlds.reg_map.component_map.hdm_decoder.valid) {
pci_err(pci_dev, "Expected HDM component register not found\n");
return -ENODEV;
}
if (!cxl->cxlds.reg_map.component_map.ras.valid) {
pci_err(pci_dev, "Expected RAS component register not found\n");
return -ENODEV;
}
/* Set media ready explicitly as there are neither mailbox for checking
* this state nor the CXL register involved, both not mandatory for
* type2.
*/
cxl->cxlds.media_ready = true;
probe_data->cxl = cxl;
return 0;