mirror of
https://github.com/torvalds/linux.git
synced 2026-07-30 11:11:26 +02:00
staging: media: tegra-video: tegra20: increase maximum VI clock frequency
Increase maximum VI clock frequency to 450MHz to allow correct work with high resolution camera sensors. Tested-by: Luca Ceresoli <luca.ceresoli@bootlin.com> # tegra20, parallel camera Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Hans Verkuil <hverkuil+cisco@kernel.org>
This commit is contained in:
parent
d8f8373f1a
commit
071fa83ded
|
|
@ -598,7 +598,7 @@ const struct tegra_vi_soc tegra20_vi_soc = {
|
|||
.ops = &tegra20_vi_ops,
|
||||
.hw_revision = 1,
|
||||
.vi_max_channels = 2, /* TEGRA_VI_OUT_1 and TEGRA_VI_OUT_2 */
|
||||
.vi_max_clk_hz = 150000000,
|
||||
.vi_max_clk_hz = 450000000,
|
||||
.has_h_v_flip = true,
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user