mirror of
https://github.com/torvalds/linux.git
synced 2026-06-01 11:03:43 +02:00
drm/amdgpu/pm: add documentation for pp_od_clock_voltage for APUs
APUs only support adjusting the SCLK domain. Reviewed-by: Evan Quan <evan.quan@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
cfd053be1f
commit
0487bbb444
|
|
@ -735,6 +735,14 @@ static ssize_t amdgpu_set_pp_table(struct device *dev,
|
|||
* - a list of valid ranges for sclk, mclk, and voltage curve points
|
||||
* labeled OD_RANGE
|
||||
*
|
||||
* < For APUs >
|
||||
*
|
||||
* Reading the file will display:
|
||||
*
|
||||
* - minimum and maximum engine clock labeled OD_SCLK
|
||||
*
|
||||
* - a list of valid ranges for sclk labeled OD_RANGE
|
||||
*
|
||||
* To manually adjust these settings:
|
||||
*
|
||||
* - First select manual using power_dpm_force_performance_level
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user