mirror of
https://github.com/torvalds/linux.git
synced 2026-05-25 15:41:52 +02:00
dt-bindings: PCI: ti,j721e-pci-host: Add support for J722S SoC
TI's J722S SoC has one instance of a Gen3 Single-Lane PCIe controller. The controller on J722S SoC is similar to the one present on TI's AM64 SoC, with the difference being that the controller on AM64 SoC supports up to Gen2 link speed while the one on J722S SoC supports Gen3 link speed. Update the bindings with a new compatible for J722S SoC. Technical Reference Manual of J722S SoC: https://www.ti.com/lit/zip/sprujb3 Link: https://lore.kernel.org/linux-pci/20240124122936.816142-1-s-vadapalli@ti.com Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org> Acked-by: Conor Dooley <conor.dooley@microchip.com>
This commit is contained in:
parent
78d212851f
commit
01fec70206
|
|
@ -23,6 +23,10 @@ properties:
|
|||
items:
|
||||
- const: ti,j7200-pcie-host
|
||||
- const: ti,j721e-pcie-host
|
||||
- description: PCIe controller in J722S
|
||||
items:
|
||||
- const: ti,j722s-pcie-host
|
||||
- const: ti,j721e-pcie-host
|
||||
|
||||
reg:
|
||||
maxItems: 4
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user