mirror of
https://github.com/torvalds/linux.git
synced 2026-06-05 13:06:59 +02:00
arm64: dts: qcom: sm8250: Add support for LLCC block
Add support for Last Level Cache Controller (LLCC) in SM8250 SoC. This LLCC is used to provide common cache memory pool for the cores in the SM8250 SoC thereby minimizing the percore caches. Reviewed-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Link: https://lore.kernel.org/r/20201130093924.45057-3-manivannan.sadhasivam@linaro.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
This commit is contained in:
parent
5c8fe583cc
commit
0085a33a25
|
|
@ -1758,6 +1758,12 @@ usb_1_dwc3: dwc3@a600000 {
|
|||
};
|
||||
};
|
||||
|
||||
system-cache-controller@9200000 {
|
||||
compatible = "qcom,sm8250-llcc";
|
||||
reg = <0 0x09200000 0 0x1d0000>, <0 0x09600000 0 0x50000>;
|
||||
reg-names = "llcc_base", "llcc_broadcast_base";
|
||||
};
|
||||
|
||||
usb_2: usb@a8f8800 {
|
||||
compatible = "qcom,sm8250-dwc3", "qcom,dwc3";
|
||||
reg = <0 0x0a8f8800 0 0x400>;
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user